Abstract-High-throughput electrode arrays are required for advancing devices for testing the effect of drugs on cellular function. In this paper, we present design criteria for a potentiostat circuit that is capable of measuring transient amperometric oxidation currents at the surface of an electrode with submillisecond time resolution and picoampere current resolution. The potentiostat is a regulated cascode stage in which a high-gain amplifier maintains the electrode voltage through a negative feedback loop. The potentiostat uses a new shared amplifier structure in which all of the amplifiers in a given row of detectors share a common half circuit permitting us to use fewer transistors per detector. We also present measurements from a test chip that was fabricated in a 0.5-m, 5-V CMOS process through MOSIS. Each detector occupied a layout area of 35 m 15 m and contained eight transistors and a 50-fF integrating capacitor. The rms current noise at 2-kHz bandwidth is 110 fA. The maximum charge storage capacity at 2 kHz is 1 26 10 6 electrons.
I. INTRODUCTION
N EURONAL function and behavior is determined, among other mechanisms, by the storage and release of neurotransmitters and hormones. The release of these substances, which are synthesized in the cytosol, occurs by a process of exocytosis, in which a secretory vesicle fuses with the plasma membrane. When an excitable cell is stimulated, the contents of one or more vesicles are released completely into the extracellular space. Release from a single vesicle has been termed quantal release. The current widespread interest in understanding the process of quantal release is motivated by its importance in human health and disease. Present-day techniques used to study quantal release include carbon-fiber amperometry [1] , patch amperometry [2] , and amperometry using microfabricated planar microelectrodes [3] . These amperometric techniques can detect quantal release of oxidizable transmitters, such as the catecholamines epinephrine and norepinephrine, using a carbon fiber or platinum microelectrode that is positioned close to the cell surface and held at a potential that is sufficiently high to oxidize the released molecules. Upon release from a vesicle, the catecholamine molecules that diffuse to the surface of the electrode are rapidly oxidized, resulting in the transfer of two electrons to the electrode [4] . The oxidation of the molecules released in a single quantal event thus generates a transient oxidation current with a duration of a few milliseconds. By integrating the transient signal, we can determine the number of molecules released and, thus, the quantal size. To understand properties of quantal events and to advance the study of their modulation by drugs, we need to develop high-throughput techniques that allow us to perform measurements of many quantal events from a large number of cells under a variety of experimental conditions.
In this paper, we describe the design of a new CMOS electrochemical detector array for high-throughput characterization of quantal events. The detector array comprises a two-dimensional array of electrodes, each of which is connected to a novel regulated cascode amplifier (RCA). To achieve cellular dimensions, each detector unit should be on the order of 10-20 m on a side, which constrains the number of transistors per detector. The electrode potential must be stable, because an unstable electrode voltage leads to charging and discharging of the liquid junction capacitance creating excessive baseline fluctuations in current measurement. The half-width of the release events is typically a few milliseconds, which implies that the readout rate should be at least in the kilohertz range. The amperometric spikes are often preceded by a small foot signal of a few picoamperes in amplitude [5] that contains valuable information on the properties of the fusion pore [6] ; this consideration implies that the input-referred noise current of a potentiostat detector should be less than 1 pA. Some CMOS potentiostat designs have been proposed earlier [7] , [8] . These designs employ current mirrors to amplify currents to the microampere range, increasing power consumption. The RCA detector array is capable of measuring small currents without increasing the power consumption and layout area by eliminating amplifying circuitry. An approach discussed in [9] involves a pMOS, nMOS operational transconductance amplifier (OTA) and a dual slope comparator. Recently, time-base VLSI potentiostats [10] - [12] , were proposed. These designs employ a picofarad integration capacitor and an OTA that occupies a large area. With our shared amplifier stage, we achieve similar performance while maintaining a small area. Previously, some proposed multichannel potentiostat circuits [13] . In these designs, a standard differential amplifier is used to keep the potential of the electrode constant, while the readout is done using a current-mode sigma-delta analog-digital converter (ADC) with a 1549-8328/$25.00 © 2007 IEEE variable oversampling ratio. While these designs are suitable for a small array, our design achieves better spatial resolution with the shared amplifier structure.
In this paper, we describe the design and implementation of the RCA potentiostat and report experimental results from a small test array that was fabricated in a 0.5-m, 5-V CMOS process through MOSIS. In Section II, we explain the circuit operation. In Section III, we derive the noise analysis and compare the performance of our amplifier with that of a folded cascode amplifier. In Section IV, we present the schematics and operation of the output stage. In Section V, we show the measurement results. Finally, in Section VI, we summarize the theory and experimental results. Fig. 1 shows a schematic of a single potentiostat detector circuit. The circuit comprises a cascode transistor and a feedback amplifier that maintains the electrode at a stable reference voltage . The operation of the potentiostat is straightforward. The current , produced as a result of oxidation events on the electrode surface, is buffered by the cascode transistor to the node labeled "Output" where it is integrated by a 50-fF integration capacitor to produce an output voltage. Periodically, the output voltage is reset to the positive power supply rail through a reset transistor . Fig. 2 shows simulation results of the potentiostat for an integration time of 400 s. As we vary the input current from 50 to 650 pA in 100-pA increments, the output voltage varies linearly with the input current. The input impedance of the cascode is relatively low. When we add a high-gain amplifier, as shown in Fig. 1 , to produce a regulated cascode, the input impedance is further reduced by the gain of the amplifier. In this application, we require low input impedance in order to maintain a high injection efficiency. Injection efficiency is defined as the fraction of the electrode current that is buffered by the cascode transistor to the output node. We can show that the low-frequency input impedance of the potentiostat is given by (1) where is the incremental source conductance of the cascode transistor is the reciprocal subthreshold slope factor, a constant with a typical value between 0.5-0.9, and is the low-frequency gain of the regulation amplifier. For a typical input current level of tens to hundreds of picoamperes, this input resistance can be as low as hundreds to tens of kiloohms, which is much less than the impedance of the effective shunt capacitance formed at the liquid-solid interface of the electrode over the frequency range of interest, resulting in a very high injection efficiency.
II. CIRCUIT OPERATION
In order to keep each detector as small as possible, we used a shared amplifier structure in which all regulation amplifiers in a given row share a common half circuit. Fig. 3(a) shows a one-dimensional array of regulated cascode circuits, in which each Fig. 4 . Transistor-level schematics of (a) SBDI circuit proposed by Wu and Hsieh [14] - [16] , and (b) the proposed scheme in which we share a common half circuit (i.e., stage 1), between all of the amplifiers (i.e., amplifiers n and N shown) in the array shown in Fig. 3(b) .
regulated cascode circuit has its own amplifier. However, because the noninverting input of each op-amp in the array is connected to a common potential , we can share a common half circuit among all of the amplifiers in the array, as shown conceptually in Fig. 3(b) . In this scheme, each amplifier requires only half the layout area and half the power consumption as would its counterpart in the array of Fig. 3 (a) for a given unity-gain bandwidth and low-frequency gain. Such a scheme has been employed successfully in infrared imaging systems, in which context it is called share-buffered direct injection(SBDI) [14] - [16] . The shared half amplifier in the SBDI circuit, shown in Fig. 4(a) , comprises of transistors . The independent half circuits comprise of transistors , where ranges from 1 to . We have designed a new shared amplifier circuit, shown in Fig. 4(b) , that is based on the folded-cascode op-amp topology. Fig. 4(b) shows a transistor-level schematic of the shared amplifier circuit. The shared half circuit (i.e., stage 1, shown on the left in Fig. 4(b) ) comprises , , , , and . independent half circuits are added to stage 1 at the node . The th independent half circuit (i.e., stage ) comprises , , , and , where ranges from 1 to . To generate the bias voltages , , and , we use a low-voltage cascode bias circuit that we have previously described [17] . The shared half circuit contains a negative feedback loop that maintains just far enough above the common noninverting input voltage, , so that transistor passes the bias current . The operation of a single amplifier is described here by considering the shared half circuit, stage 1, and the independent half circuit, stage . If the inverting input voltage to stage , is equal to , then transistor , which is nominally identical to , also passes . Consequently, by Kirchhoff's current law (KCL), transistor will also pass , which matches the saturation current of , so the amplifier will be in its high-gain region in which and are both saturated. If is slightly below , then transistor will pass substantially more current than , reducing the current flowing in causing to rise until is in its ohmic region. On the other hand, if is slightly above , then transistor will pass substantially less current than , increasing the current flowing in causing to fall until is in its ohmic region. In a small range of voltages around the point at which, we can show that the incremental output voltage of the shared amplifier is given by (2) where is the low-frequency gain of the amplifier, is the incremental transconductance gain of each input transistor , and is the incremental output resistance of the pMOS transistor . Next, we describe feedback regulation of node by the amplifiers that share the common half circuit. If the inverting voltages -, then the inverting input transistors -, that are equivalent to also pass a current of . According to KCL (3) The feedback loop adjusts the gate voltage of to pass a current of and the common node just enough to allow to pass . The capacitance at node is the sum of the source capacitances contributed by input stages. Thus, the capacitive load on node is proportional to . However, from (3), the bias current of is also proportional to . Our new shared amplifier represents an improvement over the SBDI circuit, in terms of low-frequency gain, the shared half circuit's ability to drive the capacitive load imposed by the common line that couples the amplifiers together and stability, isolation between neighboring amplifiers and each amplifier's output swing. We shall discuss each of these improvements in turn in the following subsections.
A. Low-Frequency Gain
The low-frequency gain of our amplifier is given by . The output impedance and the transconductance gain are provided by different transistors and , respectively. We can optimize the gain of our amplifier by making the transistor longer. The gain of the RCA circuit is a 6-dB improvement over the gain of the SBDI amplifier [14] - [16] , which is , provided the output impedance of the pMOS and nMOS transistors are comparable. In this circuit, the transconductance gain and the output impedance depend on the same transistor . and trade off with each other which would make it difficult to optimize the gain.
B. Stability and Bandwidth
The negative feedback loop also greatly reduces the incremental resistance through which the half circuit drives node . We can show that the incremental resistance seen looking back into the shared half circuit, stage 1, is given by,
Analysis of the frequency response of the RCA reveals that the nondominant pole of the amplifier is at node V. The nondominant pole is , where is the total capacitance at node . Due to the reduced impedance given in (6), the nondominant pole is pushed farther away from the dominant pole, by the gain , providing wider bandwidth and stability.
C. Isolation between Amplifiers
When there is an incremental change in the input voltage of stage , and stage , an incremental current flows through and respectively, changing their output voltages. The incremental output voltages of stages and are
The outputs and are only dependent on their own input voltages. The node remains unchanged so long as the noninverting input is held constant. The gain from node to each output of the circuit of Fig. 4(a) is and to each output of the circuit of Fig. 4(b) is . Any movement of node induced by the inverting input of one amplifier would couple into the other outputs. In our circuit, the common source line, , is better regulated by the negative feedback loop, which lowers the effective resistance through which is driven by a factor of .
D. Output Swing
Many applications require us to vary the reference voltage to observe redox currents at the electrode surface. With our shared amplifier scheme, we can set the potential of the electrode anywhere in the range of V to V, which may be required in such applications. The output swing of the amplifier is an improvement over [14] - [16] , extending from two saturation voltage drops above ground to one saturation voltage drop short of . In subthreshold, the saturation voltage drop is approximately 100-130 mV, which translates to an almost rail-to-rail output voltage swing. The SBDI circuit was used to regulate the source of a pMOS transistor. If this amplifier was used to regulate an nMOS transistor, as shown in Fig. 1 , we would use a complementary version of the shared amplifier. In that case for transistor to remain in saturation, the output voltage has to be substantially higher than the inverting input voltage. This means that the regulated electrode node can have a limited range of voltages or that the power supply voltage has to be increased by 1.2-1.5 V. The RCA circuit can regulate both pMOS and nMOS transistors without loosing output swing.
These improvements over the SBDI circuit come at the cost of power consumption. The power consumption of each RCA unit is as compared to of the SBDI unit. This scheme allows us to achieve a performance similar to the folded-cascode amplifier at a cost of fewer than half the number of transistors in each potentiostat. The amplifier can have a low-frequency gain in the thousands and effectively maintain a stable reference voltage at each electrode.
III. NOISE ANALYSIS
The noise performance of our amplifier is comparable to that of a folded-cascode amplifier, for a given bias level and set of transistor dimensions. The thermal noise sources corresponding to each transistor of our amplifier are shown in Fig. 5 . The folded cascode amplifier shown in Fig. 4(a) has similar noise sources associated with each corresponding transistor. These sources represent the thermal current noise per unit bandwidth of a subthreshold MOS transistor, the variance of which is given by [20] , [21] ( 7) where the transconductance and is the reciprocal subthreshold slope factor. The right half of our amplifier is similar to that of a regular folded cascode amplifier, resulting in the same effect by each corresponding transistor on the output node. We can show that the corresponding transistors in the left half of the amplifiers have a similar effect on their output nodes. The noise current source of the folded cascode amplifier in Fig. 4(a) flows symmetrically through the two paths and cancels at the output node. In our amplifier, the source sees a current divider between the two paths. The output thermal noise contribution of transistor is , given by For typical bias currents, the loop gain . Further, when we share the amplifier among pixels in a row is larger. Since is proportional to bias current, which is , the loop gain is increased -fold. The increase in also leads to an -fold increase in the noise current source . However, the resulting noise current is shared by half-amplifiers contributing negligible noise currents to each amplifier's output. Thus, we can conclude that is negligible. The noise sources and in Fig. 4(a) are mirrored to the output node. In our amplifier, the effect of on the output is Similarly the effect of is,
A complete noise analysis revealed that the total input-referred voltage noise per unit bandwidth is (8) The input-referred noise is approximately equal to that of a folded cascode amplifier, although in our scheme, the amplifier occupies half the layout area and consumes half the power per amplifier. Flicker (or ) noise is an important consideration in lowfrequency measurements. In most CMOS technologies pMOS transistors have one or two orders of magnitude lower noise than do nMOS transistors [22] . In our amplifier, by using pMOS input transistors, we reduced the noise. Flicker noise is inversely proportional to the gate area. Maximizing the area of the transistors, however, would increase the pitch. Here, the choice of minimum width transistors degraded the noise. We further reduce the noise by using a correlated double sampling circuit [23] , [24] , described in the following section.
In addition to the noise contributed by the feedback amplifier, the reset transistor contributes noise due to clock feedthrough, charge injection and thermal noise of the on-resistance of the reset switch. When the signal goes from on to off i.e., from low to high, the clock signal feeds through the gate-drain capacitance , and appears across the integration capacitance . The clock feedthrough is quantified as
Another form of noise due to the reset transistor is charge injection. When the switch is turned off, the charge under the gate oxide is injected into the integration capacitor. However, these effects are offsets and can be corrected through calibration and double sampling. The on-resistance of the switch introduces thermal noise on the output node and when the switch is turned off, this noise is sampled onto the integration capacitor. This noise scales as (10) It can be reduced by increasing the integrating capacitor which would also increase the layout area and decrease the transimpedance gain for a given switching frequency. We have to optimize the size of the integration capacitor considering the trade off between noise, layout area, frequency and gain.
IV. OUTPUT STAGE
The source follower, which is used to buffer the detector output to the readout circuitry in infrared imagers and active pixel sensors [18] , [16] , [19] , suffers from many shortcomings. The source follower has limited output voltage swing. The gain of the source follower is , which has a dependence on its input voltage, so the source follower is nonlinear. The temperature dependance of and the back-gate effect also degrade the gain. However, the source follower is widely used because of its simplicity and smaller layout area. In our scheme, we use an almost rail-to-rail differential amplifier, that has uniform gain of unity across the chip. The schematic of the first row of potentiostat detector circuits and the common output stage is shown in Fig. 6 . The buffer is shared by all the detectors in a row. The detectors 11 through are sequentially switched to complete the buffer by turning on the column switches through . The noninverting input and the access switch are a part of the detector, while the remaining transistors are outside the detector. By using this architecture, we achieve better performance than the source follower without paying in terms of layout area. This kind of architecture is used in active pixel imagers for high-speed readout [25] . The buffered output is then fed to the correlated-double sampling (CDS) circuit shown in Fig. 6 . At the end of the integration period, and are closed, and the node is set to a voltage of , where the output voltage of potentiostat , and is the noise. During this time, is held at ground by . At reset, when the integrating capacitor is reset to , the switch is opened pulling to . The voltage is the difference of the two samples, = , which is buffered onto a multiplexed common bus. The CDS circuit thus reduces the noise.
V. RESULTS
We fabricated a test chip containing a detector array in a 0.5-m, 5-V CMOS process through MOSIS in order to verify the basic operation of the detector and the shared amplifier circuit technique, shown in Fig 7. The area of a single detector was m and the pitch was m. Fig. 8 shows the test results from a single detector. Each unit contained a 50-fF integration capacitor. We set the amplifier bias current to 100 nA for these measurements. The power consumption of each unit is 1 W. For these tests, we supplied the input current through an nMOS current mirror. We varied the input current from 10-600 pA and used an integration time of 400 s. Throughout, we held the reference voltage constant at 0.7 V, which is a typical electrode potential for amperometric experiments. It should be noted that the output voltage does not extend all the way to the positive supply rail, because it was buffered by an amplifier whose maximum output voltage was 4.85 V. Thus, for the smallest input currents, the final output voltage is not discernable. A rail-to-rail buffer design would make measuring small currents possible. As the input current increases, the final output voltage increases linearly. With a 50-fF integration capacitor and a 400-s integration time, the output voltage saturates at about 0.8 V for an input current of 500 pA. An improved buffer design will make it possible to record smaller currents down to the noise limit, such a design is required to record amperometric foot signals. Fig. 9 shows the current-voltage (I-V) characteristic of a unit detector after the correlated double sampling circuit. The fit and the measured data are in good agreement verifying the linear behavior of the potentiostat. The transimpedance gain of the potentiostat The charge resolution is set by the noise. The noise at the output of the detector, for measurements at input current of 20 pA is shown in Fig. 10 . The figure shows thousand superimposed measurements of the output voltage. The rms noise of the measurements is 110 fA or 274 electrons. The maximum charge storage capacity is approximately electrons. Current commercially available amplifiers used for amperometry include the VA10 (NPI Electronics), which specifies current noise less than 1 pA as well as the high-end low-noise patch clamp amplifiers EPC7/8 (HEKA Electronics) and Axopatch 200B (Molecular Devices). For the EPC7/8 noise less than 0.1 pA is specified at 3-kHz bandwidth, which is close to the 0.11 pA at 2-kHz bandwidth of our circuit. The lowest noise is achieved by the Axopatch 200B (0.06 pA at 5 kHz). Our circuit uses very few components and incorporates a scalable array of amplifiers and compares overall favorably with current state-of-the-art instruments. Based on the circuit design, we expect that the noise performance of our circuit may be optimized eventually approaching that of the Axopatch 200B amplifier. Fig. 11 shows the output of the CDS circuit of a single detector in the prototype 5 5 array. Here again, the CDS output is seen to vary linearly with the input current. The transimpedance gain of the detector circuit after the CDS stage is 9 mV/pA. The I-V characteristic of the CDS output of several pixels in a row is shown in Fig 12. Experimental data and linear fit are in good agreement verifying linear operation. The mismatch between potentiostats in a row varied from 6%-14%. It is important to note that one of the factors that contributes to the mismatch is the use of current mirrors of minimum dimensions to inject current. Current mirrors would not be necessary in the electrochemical setup, which would reduce the mismatch. Dynamic current measurements are shown in Fig. 13 . A slow-moving sine wave is applied to the gate of the current mirror. At sampling frequency of 6 kHz, the output follows the input voltage above the threshold voltage of the nMOS transistor.
VI. SUMMARY
We presented the operation, simulation, and test results of a new potentiostat unit, that would be used for measuring electrochemical currents to reveal neuronal function in a high-throughput array. The unit detector size was 35 m 15 m, suitable for cellular dimensions. The input impedance of the circuit was in the range of kiloohms, providing high injection efficiency. We showed that the input-referred noise of the regulation amplifier was similar to that of a regular folded cascode amplifier and the noise is reduced by employing a CDS circuit. A stable electrode bias provided by the regulation amplifier, can be varied over a range of 0-3.2 V. These specifications makes the potentiostat a suitable candidate for many other applications including infrared imagers and active pixel sensors. The functionality of the potentiostat was simulated using T-SPICE and verified by measurements conducted on an experimental chip.
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